`timescale 1ns/1ns module signal_generator( input clk, input rst_n, input [1:0] wave_choise, output reg [4:0]wave ); parameter [4:0] CLK_NUM = 5'd19; //-------------wire define------------// &nb...