`timescale 1ns/1ns module sequence_detect( input clk, input rst_n, input a, output reg match ); reg [8:0] seris; always @(posedge clk or negedge rst_n) begin if(!rst_n) begin match <= 1'b0; end else if ((seris[8:6] == 3'b011)&(s...