`timescale 1ns/1ns module even_div ( input wire rst , input wire clk_in, output wire clk_out2, output wire clk_out4, output wire clk_out8 ); //*************code***********// ////////////cnt/////////////// reg [3:0]cnt; always@(posedge clk_in or negedge r...
