`timescale 1ns/1ns module rom( input clk, input rst_n, input [7:0]addr, output [3:0]data ); wire [3:0] rom [7:0]; genvar i; generate for(i=0;i<8;i=i+1) assign rom[i] = 2*i; endgenerate assign data = rom[addr]; endmodule
