`timescale 1ns/1nsmodule RAM_1port( input clk, input rst, input enb, input [6:0]addr, input [3:0]w_data, output wire ...