`timescale 1ns/1ns module sequence_detect( input clk, input rst_n, input a, output reg match ); //0111_0001 //------Solution 1 finite state machine parameter &n...