题解 | #wire连线#

`timescale 1ns/1ns

module wire0(
    input in0,
    output wire out1
    
);
//wire in0_out1;

assign out1 = in0;

endmodule

注意将out1的类型设置为wire