Verilog避免生成latch
https://mp.weixin.qq.com/s?srcid=0927uzh6g6N0EI5mlTwczq2f&scene=23&sharer_sharetime=1632758175075&mid=2247484273&sharer_shareid=4082b7dd208ef435ef83f0876db0faff&sn=1a39b0a8f2b0ba839811c070071c9ce3&idx=5&__biz=Mzg3MTY2MjgzOQ%3D%3D&chksm=cefa56e9f98ddfff6e088c7c93910ada89d932aa78b3b2c4fa0c5fe6c661358a4cbb7930dc48&mpshare=1#rd#学习路径#