input clk , input rst_n , input [size-1:0] mul_a , input [size-1:0] mul_b
output reg [size*2-1:0] mul_out