思科系统研发中心上海服务器部门社招信号完整性

服务器部门现招聘信号完整性工程师以下是JD,欢迎传播推荐,有意愿者请将简历发至felen.fu@gmail.com,注明申请职位,谢谢。

In Cisco  CSPG, you will be part of  group  withopen communications, empowerment, innovation,  teamwork, and customer success. Thus, you set your own limits for learning and achievements.

As a Signal Integrity Engineer, y ou will be part of an experienced team working on next generation data center product s having a direct impact on product quality and reliability. 

Work involves providing crucial feedback to hardware, architect,  and ASIC firm ware teams for product  improvements  globally.  Opportunities will exist to educate others, investigate and promote new tools in signal and power integrity as well as grow your own skills.

 

Responsibilities:

• Take care  Unified Computing System products (Computing nodes, mLOM, NIC, Storage etc .) Signal Integrity design works .
• Performs pre- and post-layout signal integrity analysis.
• Generate  SI rule for CAD team , follow up the  implement and layout  review.
• Performs  SI measurement, analysis test data, bring up  optimize solution .
• Explore better and improving SI analysis methodology

Requirements:

Must have skill/experiences

• 5  y ears work  experience on  system and board level signal integrity design .
• Solid understanding of  transmission linetheory, signal integrity, both single ended and differential interface technology and /orpower integrity.
• Expert of performing SI simulations with industry recognized tools (Ansys, Cadence, Keysight, etc) .
• Expert with PCB stack-up design .
• Familiar of  modelling and simulating high speed I/O, PCB interconnects, connectors and package characteristics in both an IBIS and SPICE environment.
• Experience in Oscilloscope, VNA etc measurement techniques , high speed EQ tuning. 
• Good  at identifying potential design issues and providing options for solutions.
• Excellent written and oral  English communication skills .
• Passion and  Ability to lead multiple work-streams and priorities.

Good to have skill/experiences

• Strong knowledge of x86 technology. Server motherboard design experience. 
• Strong knowledge of  DDRx , PCI technology.

Educational Background

•  Master  in Electrical Engineering/Computer Science  or equivalent 

 

Work Location:  Yishan Rd Caohejing  Hi-Tech Park, Shanghai

#Cadence#
全部评论

相关推荐

抱抱碍事梨a:三点建议,第一点是建议再做一个项目,把自我介绍部分顶了,第二点是中南大学加黑加粗,第三点是建议加v详细交流
点赞 评论 收藏
分享
03-15 00:45
已编辑
中国科学院大学 Java
问的很简单都秒了,但是面试官没开摄像头,疑似kpi,无后续。--------------------3/14更新,3/12通知给了口头offer,3/13发了意向书,已拒。一面(35min)(25/3/6)(无后续)    1、自我介绍    2、介绍一下你的那个Python相关项目(本科毕设,web系统+算法模型提供部分接口)    3、Java面向对象有哪些特点呢?详细说一下。    4、介绍一下hashmap;为什么要把链表转换为红黑树呢?红黑树查找的时间复杂度?1.7和1.8的区别。    5、介绍一下concurrentHashmap。    6、synchronized锁和Lock锁有什么区别?    7、公平锁的一个底层是怎么实现的呢?    8、线程池的核心参数、拒绝策略、提交一个任务执行流程?    9、spring有哪些特点?(ioc/aop)    10、spring中对于循环依赖是怎么解决的?    11、MySQL和redis的区别?    12、MySQL的索引结构是什么?    13、MySQL的事务有哪些特性?怎么保证?    14、MySQL的默认隔离级别?可重复读是怎么做到的呢?    15、介绍一下MVCC和快照读readview。    16、一般在什么场景下会使用redis?    17、对于大量的请求,如果此时缓存中还没有写入数据怎么办?    18、介绍一下redis实现的分布式锁。    19、有用过es和mongo DB吗?(知道,没用过)    20、消息中间件用过吗?说一下你的使用场景?    21、一个场景,如果说有一个接口响应的比较慢,如果说让你排查,你会怎么去排查?(上下游接口、大key问题,只答了两,后面试官补充)    无手撕,反问业务。
胖墩墩的查理在学c语言:哥们我是五号面的 流程差不多
查看21道真题和解析
点赞 评论 收藏
分享
评论
点赞
收藏
分享

创作者周榜

更多
牛客网
牛客企业服务